

CLAIMS

What is claimed is:

- 1 1. A method comprising:
 - 2 checking a current clock period when a memory is accessed, the current
 - 3 clock period being one of a given number of clock periods; and
 - 4 setting a usage bit corresponding to the current clock period, the usage bit
 - 5 indicating usage information for the memory.
- 1 2. The method of claim 1, further comprising:
 - 2 erasing usage bits corresponding to a new clock period when the new clock
 - 3 period begins.
- 1 3. The method of claim 2, wherein erasing the usage bits at once.
- 1 4. The method of claim 1, further comprising:
 - 2 resetting usage bits when an address/tag of the memory is changed; and
 - 3 setting a usage bit corresponding to a current clock period.
- 1 5. The method of claim 1, wherein the memory is a non-volatile cache
- 2 memory.
- 1 6. The method of claim 5, wherein the given number of clock periods is
- 2 four.
- 1 7. The method of claim 6, wherein one clock period is a plurality of
- 2 hours.

1 8. The method of claim 5, wherein the non-volatile cache memory is a
2 destructive read memory.

1 9. The method of claim 8, wherein the destructive read memory is one of
2 a polymer ferroelectric RAM, a magnetic RAM or a core memory.

1 10. The method of claim 8, wherein setting the usage bit during a
2 writeback cycle.

1 11. The method of claim 1, further comprising:
2 de-allocating data in the memory based upon the usage bits if the memory is
3 considered full.

1 12. A memory comprising:
2 an area to store data; and
3 an area to store metadata for the data, the metadata including:
4 a plurality of usage bits to indicate usage information for the
5 memory, each usage bit corresponding to one of a given number of clock
6 periods.

1 13. The memory of claim 12, wherein the usage information is a least
2 recently used information.

1 14. The memory of claim 12, wherein the memory is a non-volatile cache
2 memory.

1 15. The memory of claim 14, wherein the given number of clock periods is
2 four.

1 16. The memory of claim 14, wherein the non-volatile cache memory is a
2 destructive read memory.

1 17. The memory of claim 16, wherein the destructive read memory is one
2 of a polymer ferroelectric RAM, a magnetic RAM or a core memory.

1 18. A system comprising:
2 a memory to store data and metadata for the data, the metadata including a
3 plurality of usage bits to indicate usage information for the memory, each usage bit
4 corresponding to one of a given number of clock periods; and
5 a memory controller to update the usage bits based on the clock period and
6 to de-allocate the data using the plurality of usage bits.

1 19. The system of claim 18, wherein the usage information is a least
2 recently used information.

1 20. The system of claim 18, wherein the memory is a non-volatile cache
2 memory.

1 21. The system of claim 20, wherein the given number of clock periods is
2 four.

1 22. The system of claim 20, wherein the non-volatile cache memory is a
2 destructive read memory.

1 23. A method comprising:

2 storing metadata indicating usage information for a memory; and

3 updating the metadata during a writeback cycle.

1 24. The method of claim 23, wherein the usage information is a least

2 recently used information.

1 25. The method of claim 23, wherein storing usage bits as the metadata

2 to indicate the usage information.

1 26. The method of claim 25, wherein updating the metadata comprises:

2 checking a current clock period when the memory is accessed, the current

3 clock period being one of a predetermined number of clock periods; and

4 setting a usage bit corresponding to the current clock period, the usage bit

5 indicating usage information for the memory.

1 27. The method of claim 26, wherein updating the metadata further

2 comprises:

3 erasing usage bits corresponding to a new clock period when the new clock

4 period begins.

1 28. The method of claim 26, wherein updating the metadata further

2 comprises:

3 resetting usage bits when an address/tag of the memory is changed; and

4 setting a usage bit corresponding to a current clock period.

1 29. The method of claim 26, wherein the memory is a non-volatile cache
2 memory.

1 30. The method of claim 29, wherein the predetermined number of clock
2 periods is four.

1 31. The method of claim 29, wherein the non-volatile cache memory is a
2 destructive read memory.

1 32. An instruction loaded in a machine readable medium comprising:
2 a first group of instructions to check a current clock period when a memory is
3 accessed, the current clock period being one of a predetermined number of clock
4 periods; and

5 a second group of instructions to set a usage bit corresponding to the current
6 clock period, the usage bit indicating usage information for the memory.

1 33. The instruction of claim 32, further comprising:
2 a third group of instructions to erase usage bits corresponding to a new clock
3 period when the new clock period begins.

1 34. The instruction of claim 32, further comprising:
2 a third group of instructions to reset usage bits for the memory when an
3 address/tag of the memory is changed, and to set a usage bit corresponding to a
4 current clock period.

1 35. An instruction loaded in a machine readable medium comprising:

2 a first group of instructions to store metadata information for a line of a
3 memory; and

4 a second group of computer instructions to update the metadata during a
5 writeback cycle.

1 36. The instruction of claim 35, wherein the first group of computer
2 instructions to store metadata to indicate usage information for a line of a memory.

1 37. The instruction of claim 35, wherein the first group of computer
2 instructions to store metadata for a line of a destructive read memory

1 38. A method comprising:
2 storing metadata for a cache memory; and
3 updating the metadata during a writeback cycle.

1 39. The method of claim 38, wherein the metadata is metadata indicating
2 usage information for the cache memory.

1 40. The method of claim 38, wherein the cache memory is a non-volatile
2 cache memory.

1 41. The method of claim 38, wherein the cache memory is a destructive
2 read memory.